Low Power Formal Verification

Qualification: BE/B.Tech/ME/M.Tech
Experience: 5-10 yrs
Location- Bangalore
Job Description

• Work Experience in Advanced Constraint Verification & post-layout STA
  
• Expertise in Low Power Formal Verification
  
• Expertise in Constraint Development (Functional, DFT)
  
• Knowledge on IP constraint on DDR3/4, Multiprotocol SerDes, ARM core and Subsystem, USB3.0 etc a big plus
  
• Expertise in MCMM definitions
  
• Knowledge in Abstraction definition and creation (ETM/ILM/Hyperscale)
  
• Knowledge on Extraction & PTSI pruning parameter definitions
  
• FILL aware timing strategies/flow definition
  
• DMSA and ECO strategy definitions
  
• Clock scaling Analysis
  If interested please send your UPDATED Profile with below mentioned details.
  Current CTC:
  Expected CTC:
  Notice Period:
  Reason for Job Change:
  Availability of interview:
  Please Note:
  This is a mass mail. If this profile is not suitable to you, then please ignore this mail or refer someone who may be suitable
  With Regards,
  Reshmi
  Aarna HR Solutions
  HR Recruiter
  Mob No: 9902579718

  All your information will be kept confidential according to EEO guidelines.