EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
Job Title: Staff/Senior Staff Physical Design Engineer (Technical Lead)
Experience: Staff 8-10 years
Senior Staff 11-13 years
Location: Bangalore Hybrid/Remote or Remote in India
The Role
We are seeking a high-impact Staff/Senior Staff Physical Design Engineer to serve as a Technical Lead for our next-generation silicon products.
This is a "player-coach" role designed for a versatile expert who is equally comfortable architecting a convergence strategy as they are mentoring a small team of engineers.
You will own the physical delivery of a major sub-chip or complex block, pushing the absolute limits of PPA (Power, Performance, Area).
As a Staff/Senior Staff lead, you are expected to be the "anchor" of the project—assertive in your decision-making, highly analytical in your debugging,
and adept at managing stakeholders to ensure we hit our tape-out milestones without compromise.
Key Responsibilities
Technical Leadership: Lead a small team of PD engineers, providing technical direction, workload management, and architectural oversight for a sub-chip or partition.
SOC clocking , FEV/VCLP specialized skills are preferred.
Technical Requirements
Category
Requirement
Experience
Staff 8-10 years
Senior Staff 11-13 years
PD experience with a proven track record of multiple successful
lead-level tape-outs.
Tool Mastery
Expert-level proficiency in Cadence Innovus/Tempus
Timing Convergence
Deep expertise in Static Timing Analysis (STA), including complex clocking, multi-corner sign-off, and crosstalk closure.
PPA Optimization
Demonstrated ability to squeeze performance out of advanced nodes (7nm, 5nm, or below) via custom floorplanning, CTS strategies and other convergence approaches.
Automation
Advanced scripting in Tcl and Python to build scalable, repeatable design methodologies.
Leadership & Soft Skills
