Job Title: VLSI Verification Engineer
Location: Santa Clara, CA
Duration 6 Month Contract
Job description:
Verification engineers – OVM/UVM is Mandatory
CPU subsystem/DDR/Modem verification
All your information will be kept confidential according t o EEO guidelines.
Job details are sourced from the employer's original posting.
Open job posting